### IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

POWER INTEGRATIONS, INC.,	) REDACTED PUBLIC VERSION	
Plaintiff,	) )	
v.	) C.A. No. 04-1371-JJF	
FAIRCHILD SEMICONDUCTOR INTERNATIONAL, INC., and FAIRCHILD SEMICONDUCTOR CORPORATION,	) ) )	
Defendants.	) )	

COMBINED APPENDIX TO DEFENDANTS': (i) OPENING POST-TRIAL BRIEF IN SUPPORT OF THEIR ASSERTION THAT THE PATENTS-IN-SUIT ARE UNENFORCEABLE DUE TO INEQUITABLE CONDUCT; AND (ii) PROPOSED FINDINGS OF FACT AND CONCLUSIONS OF LAW REGARDING THE UNENFORCEABILITY OF THE PATENTS-IN-SUIT DUE TO INEQUITABLE CONDUCT

(VOLUME I of V)

ASHBY & GEDDES Steven J. Balick (I.D. #2114) John G. Day (I.D. #2403) Lauren E. Maguire (I.D. #4261) 500 Delaware Avenue, 8<sup>th</sup> Floor P.O. Box 1150 Wilmington, DE 19899 302-654-1888

Attorneys for Defendants

#### Of Counsel:

G. Hopkins Guy, III Vickie L. Feeman Bas de Blank Brian H. VanderZanden Orrick, Herrington & Sutcliffe LLP 1000 Marsh Road Menlo Park, CA 94025 (650) 614-7400

Dated: November 5, 2007

#### TABLE OF CONTENTS

Page 2 of 33

#### **VOLUME I**

- DX 17, Electronic Design, Volume 38, No. 6 (March 22, 1990)
- DX 55, International Electron Devices Meeting, December 5-7, 1983
- DX 56, International Electron Devices Meeting, December 13-15, 1982
- DX 59, Physics and Technology of Power MOSFETs, A Dissertation Submitted to the Department of Electrical Engineering and the Committee on Graduate Studies of Stanford University in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy, Shi-Chung Sun (February 1982)
- DX 69, Seventh Annual Applied Power Electronics Conference and Exposition, February 23-27, 1992
- DX 70, PWR-SMP240, PWM Power Supply IC, 85-265 VAC Input, Isolated, Regulated DC Output
- DX 74, PWR-SMP260, PWM Power Supply IC, 85-265 VAC Input, Isolated, Regulated DC Output
- DX 76, SMP211, PWM Power Supply IC, 85-265 VAC Input, Isolated, Regulated DC Output
- DX 77, PWR-SMP3, PWM Power Supply IC, 120 VAC Input, Isolated, Regulated DC Output
- DX 89, United States Patent No. 4,626,879
- DX 90, PIF 129750-129777

#### VOLUME II

- DX 91, PIF 129301-129321
- DX 100, Prosecution History, FCS0000015-114
- DX 102, Prosecution History, FCS0000122-206
- DX 104, Prosecution History, FCS0000226-316
- DX 106, Prosecution History, FCS0000336-477

#### **VOLUME III**

DX 110, PIF17419

DX 113, Invention Disclosure Form, PIF 63314-24

DX 114, Project PS03 Index, 3/28/90, PIF 129325-46

DX 115, PIF 129387

DX 116, Project SMP1A Index, 3/27/90, PIF 129389-410

DX 117, PIF 129412-14

DX 118, PIF 129449-51

DX 119, PIF 129454-84

DX 120, SMP212/220 Task List, 8/14/92, PIF 129499-504

DX 121, PWR-SMP212, PWM Power Supply IC, 85-265 VAC Input, Isolated, Regulated DC Output

DX 122, PWR-SMP260, PWM Power Supply IC, 85-265 VAC Input, Isolated, Regulated DC Output

DX 123, PWR-SMP240, PWM Power Supply IC, 85-265 VAC Input, Isolated, Regulated DC Output

DX 124, PWR-SMP260, PWM Power Supply IC, 85-265 VAC Input, Isolated, Regulated DC Output

DX 125, PWR-SMP260, PWM Power Supply IC, 110/220 VAC Input, Isolated, Regulated DC Output

DX 126, PWR-SMP240, PWM Power Supply IC, 85-265 VAC Input, Isolated, Regulated DC Output

DX 192, United States Patent No. 5,146,298

DX 472, FCS1685956-93

DX 600, Optimum Design of Power MOSFETS, P.L. Hower, T.M.S. Heng and C. Huang, Unitrode Corporation, Watertown, Mass. 02171

DX 601, United States Patent & Trademark Office, Application No. 90/008,324

DX 602, United States Patent & Trademark Office, Application No. 90/008,327

Document 595

DX 616, International Electron Devices Meeting, December 8-10, 1980

DX 617, International Solid-State Circuits Conference, February 18, 1981

DX 618, Process and Device Design of a 1000-Volt MOS IC

DX 619, Integrated Circuits for the Control of High Power, Robert S. Wrathall, David Tam, Louis Terry, Stephen P. Robb

DX 620, Integrated Power Devices, J. Tihanyi

DX 621, Journal of Solid-State Circuits, Vol. SC-15, No. 3, June 1980

DX 622, Integrated High and Low Voltage CMOS Technology

DX 623, International Solid-State Circuits Conference, February 18, 1981

DX 624, Lateral DMOS Transistor Optimized for High Voltage BIMOS Applications

DX 625, International Solid-State Circuits Conference, February 20, 1981

DX 626, Transactions on Electron Devices, FCS0526755-67

DX 627, High Voltage MOS Integrated Circuits, A Technology and Application Overview, KE001450-65

DX 628, KE001513-22

DX 629, KE001481-84

DX 633, Privilege Log for Klas Eklund documents

#### **VOLUME IV**

DX 1000, United States Patent No. 5,245,526

DX 1001, PWR-SMP211, PWM Power Supply IC, 85-265 VAC Input, Isolated, Regulated DC Output

DX 1002, PIF 129975-130008

DX 1003, Power Integrations' Responses and Objections to Defendants' Third Set of Requests for Admission (Nos. 44-50)

DX 1004, Form 10-Q, Filed 11/7/05 for Period Ending 9/30/05

DX 1005, International Electron Devices Meeting, December 3-5, 1979

DX 1006, Philips Journal of Research, Vol. 35, No. 1, March 13, 1980

DD1202

PX 1, United States Patent No. 6,249,879

PX 2, United States Patent No. 6,107,851

PX 3, United States Patent No. 6,229,366

PX 4, United States Patent No. 4,811,075

PX 8, PIF 00001-76

PX 19, Electronic Design, February 17, 1983, PIF 08765-70

PX 29, Klas Eklund notes

PX 30, Klas Eklund notes

PX 50, Letter to Alys Hay from Thomas Schatzel, KE 00012-14

PX 56, Technology License Agreement, PIF 23640-64

PX 272, 650V/1A, SPS 1-chip Process, FCS0176604-24

PX 325, Invention Disclosure Form, PIF 63306-13

PX 326, Invention Disclosure Form, PIF 63314-24

PX 412, KE001576-77

#### **VOLUME V**

Alex Djenguerian Deposition, 8/23/05

Klas Eklund Deposition, 10/14/05

Klas Eklund Deposition, 6/7/07

James Go Deposition, 9/14/05

Leif Lund Deposition, 8/15/05

Leif Lund Deposition, 3/2/06

Thomas Schatzel Deposition, 9/15/05

185623.1

Case 1:04-cv-01371-JJF Document 595 Filed 11/13/2007 Page 7 of 33

# **DX 17**




Special report: VHOL emerges as a standard

Case No. <u>04-1371-JJF</u> DEFT Exhibit No. <u>DX 17</u>

Date Entered \_ Signature MARCH 22, 1990 VOL. 38, NO. 6

# ELECTRONIC DESIGN



#### **COVER FEATURE**

#### 35 OFF-LINE REGULATOR HANDLES 3 W

Adding a transformer and other passive parts to a power IC creates an off-line 3-W switcher that fits into a standard wall plug.

#### ELECTRONIC DESIGN REPORT

#### 45 VHDL: An Emerging EDA Standard

Despite backing by the DOD and IEEE, VHDL faces obstacles in industry-wide acceptance.

#### DESIGN APPLICATIONS

#### 67 NOT TONIGHT, DARLINGTON

A two-stage dc power switch, instead of the Darlington connection, cuts costs and boosts reliability.

#### 79 NEURAL NETWORKS DETECT SPEECH

Automating the design process is the key to neural-net systems that detect speech in the face of noise.

4 ELECTRONIC DESIGN

#### 95 Bus Masters Boost Performance

When dealing with new buses, such as EISA and MCA, the concept of bus masters should be understood.

#### PRODUCT INNOVATIONS

#### 119 MODEM ICS TRANSFER DATA, GRAPHICS

Integrated mixed-signal circuits form a data pump for high-speed, two-way data and facsimile transmission for PCs and laptops.

#### 125 SIMPLIFY MULTIPROCESSOR DESIGN

A five-chip family gives designers a running start when building systems with multiple parallel processors.

#### 132 SMALL ASIC TESTER HAS BIG FEATURES

A new ASIC verifier packs many capabilities of high-end production testers into a benchtop instrument.

#### 14 EDITORIAL

#### **18 TECHNOLOGY BRIEFING** STD: Alive and kicking

#### 21 TECHNOLOGY NEWSLETTER

- BiCMOS CPU and new chips bolster Sparc family
- Tungsten deposition works under 1 micron
- · Hot-atom chemistry shrinks conductive ink
- 40-pin DIP houses r-d converter trio
- Silicon dioxide makes better microwave cables
- · Reduced feature set trims 32-bit DSP cost
- Advanced chips feed the incredible shrinking PC
- · Flexible laminate makes thin, lowcost PC boards

#### 28 TECHNOLOGY ADVANCES

- Researchers strive to translate signals among HDTV standards
- Direct-write scanned laser achieves submicron lithography
- Revamped Macintosh hits workstation speed, keeps compatibility

#### 105 IDEAS FOR DESIGN

- Timer varies display intensity
- Rid measurements of supply noise
- Take the fitter out of PLLs

#### 113 PRODUCTS NEWSLETTER

- Matched transistors share one package
- Water-tight LEDs suit many styles
- Alliance yields fast 1-Mbit SRAM
- Op amp macromodels for the cost
- U.S. EEPROMs gain second source in U.K.
- CMOS SRAM fits 1 Mbit in thin
- Compact plasma display boasts rugged design
- Chips spot and correct errors in record time
- Data access arrangement trims system cost
- Programmed polysilicon puts more gates to work

#### **NEW PRODUCTS**

#### 137 Power

Integrated switching regulator handles up to 200 W/in.

141 Computer-aided Engineering

151 Digital ICs

153 Analog

154 Instruments

157 Computers & Peripherals 158 Computer Boards

#### **161 NEW LITERATURE**

#### **166 INDEX OF ADVERTISERS**

#### **187 READER SERVICE CARD**

#### COMING NEXT ISSUE

- Special Report: New processes and new designs boost IC op-amp speeds
- Special Section: PIPS—What's new in power, interconnections, packaging, switches, and relays
- · Designing with a distributed-power architecture
- Design stepper-motor drives with smart bridge circuits
- Test high-speed a-d converters with a logic timing analyzer
- The benefits of building DSP functions into ASICs
- · First details on a one-chip DSP system-level IC
- A new SCSI controller moves synchronous data at 10 Mbytes/s

ELECTRONIC DESIGN (USPS 172-080; ISSN 0013-4872) is published semi-monthly by Penton Publishing Inc., 1100 Superior Ave., Cleveland, OH 44114. Paid rates for a one year subscription are as follows: 375 U.S., \$140 Canada, \$230 International. Second-class postage paid at Cleveland. OH, and additional mailing offices. Editorial and advertising addresses: ELECTRONIC DESIGN 611 Route #46 West, Hasbrouck Heights, NJ 07604. Telephone (201) 393-0060. Facsimile (201) 393-0204.

Printed in U.S.A. Title registered in U.S. Patent Office. Copyright 1990 by Penton Publishing Inc. All rights reserved. The contents of this publication may not be reproduced in whole or in part without the consent of the copyright owner.

without the consent of the copyright owner. Permission is granted to users registered with the Copyright Clearance Center (CCC) to photocopy any article, with the exception of those for which separate ownership is indicated on the first page of the article, provided that a base fee of \$1 per copy of the article plus \$50 per page is paid directly to the CCC, 21 Congress St., Salem, MA 01370(Code No. 6013-4572/90\$1.00 + 50. Copying the control of the company of the com 01370 (Code No. 0013-4372/90 \$1.00 + .50). Copying done for other than personal or internal reference use without the express permission of Penton Publishing, Inc. is prohibited. Requests for special permission or bulk orders should be addressed to the editor. ISSN 0013-4572 \$1.004-30.

For subscriber change of address and subscription inquiries, call (216) 696-7000.

POSIMASTER: Please send change of address to ELECTRONIC DESIGN, Penton Publishing Inc., 1100 Superior Ave., Cleveland, OH 44114.

Certificate of Merit Winner, 1988 Jesse H. Neal Editorial

ELECTRONIC

D E S I G N 5

#### **COVER FEATURE**

ADDING A TRANSFORMER AND OTHER PASSIVE PARTS TO A POWER IC CREATES AN OFF-LINE 3-W SWITCHER THAT FITS IN A WALL PLUG.

# OFF-LINE PWM SWITCHING REGULATOR IC HANDLES 3 W


FRANK GOODENOUGH

ow you can operate a battery-powered instrument, computer, modem or other small, low-power electronic device directly from the 115-V ac line without a bulky box to plug in. All that's required is Power Integration's PWR-SMP3 regulator IC to build a 3-W isolated switching power supply. Even if a rectifier bridge and filter are included, the supply's volume can be less than 0.5 in.3 (Fig. 1). Typical cost for such a supply in highvolume quantities is between \$10 and \$20 each, depending on its size and the number built.

The PWR-SMP3 is built on the company's proprietary high-voltage CMOS process. This process puts 5-V logic and small-signal bipolar analog circuits on the same chip.

Housekeeping and/or startup circuits for large off-line supplies represent a typical application for regulators built with the PWR-SMP3. The supply can replace circuits that use bulky 115-V, 60-Hz transformers. It also lends itself to auxiliary outputs in multi-output supplies. In addition, it will simplify the design of multi-output custom circuits.


Other applications for the PWR-SMP3 include remotely located digital panel meters, credit-card readers, and remote, signal-conditioning circuits and modules. Essentially any low-power circuitry where 115 V ac is available can be powered. Because circuit voltage-isolation is a function of the transformer, I tem to reduce IR line losses. Dc-to-dc



not the chip, the PWR-SMP3 can even be used in medical instrumentation or factory-floor automation systems, such as programmable controllers.

Regulators akin to the PWR-SMP3 further the trend to distributed power applications. In such applications, a relatively high voltage (50 to 200 V) is piped around a large multicabinet sys-

> ELECTRONIC D E S I 6 N 35



1. OCCUPYING a volume of just one-half cubic inch, this complete off-line switching regulator—built with Power Integrations PWR-SMP3 power IC in a DIP—controls up to 3 W.

converters on each system board reduce the high voltages to typical semiconductor voltage levels (see ELECTRONIC DESIGN, Jan. 11, p. 88). These regulators can even be smaller because the bridge rectifier and input capacitor aren't needed. With the chip's 3-W rating, supplies could be built to typically deliver 200 mA at 15 V, 250 mA at 12 V, or 600 mA at 5 V. A pair of regulators could thus supply  $\pm 15$ -V power for a slew of op amps. Or one regulator could supply 600 mA of -5.2-V ECL power in a primarily CMOS system.

To construct a complete switching regulator, all that's required are a bridge rectifier and filter, a storageinductor/isolation transformer, a Schottky diode, several other rectifiers and diodes, and a handful of resistors and capacitors, in addition to the PWR-SMP3 (Fig. 2). Packaged in a 16-pin DIP, the regulator is the supply's heart. Running at 1 MHz to minimize inductor size, the PWR-SMP3's controller section is optimized to implement a voltage-mode flyback circuit. Alternatively, other common pulse-width-modulated (PWM) regulator topologies may also be employed.

The chip's circuit includes all of the blocks needed for a basic PWM regulator and all of the self-protec-

trollers (Fig. 2, again). The input de voltage (200 V maximum) is applied to the CMOS power FET through the transformer and to a linear preregulator which drops it to the 6-V  $V_S$  required to run the control circuits during startup. Once the supply is up and running, the preregulator is turned off. The small-signal circuits on the chip are then powered from the "bootstrap"/feedback output from the transformer through the rectifier-filter formed by diode Ds and capacitor C5.

Bypass capacitor C3 keeps switching noise out of the control circuitry. Diodes D<sub>3</sub> and D<sub>4</sub> snub Ldi/dt transients as the switch turns off. A fast, low-loss Schottky diode-D2-rectifies the voltage across the isolated output winding of the transformer, which is filtered by C2 to give 600 mA of regulated 5-V power. Virtually any other voltage can be generated by changing the secondary winding of the transformer.

The basic PWM circuit is conventional. The 0-to-50% duty-cycle pulses from the oscillator turn on the FET switch through the NAND-gate and the FET-gate driver. The sawtooth (ramp) output of the oscillator runs to the PWM comparator which receives its other input from the output of the error amplifier (the output tion blocks expected in today's con- is a function of the difference be-

tween the supply's output voltage through the feedback path and the output of the 1.25-V bandgap reference). When the level of the ramp reaches the output of the error amplifier, the comparator flips and turns off the FET switch through the OR gate, PWM latch, NAND gate, and driver.

#### No SELF-DESTRUCT

As noted earlier, the chip is loaded with self-protection features. To start, the FET switch is a sense, or mirror, FET with an output that feeds a small fraction of the total drain current through an on-chip current-sensing resistor, R<sub>sense</sub>. The voltage developed across the resistor is applied to the current-limit comparator. When the drain current exceeds approximately 300 mA, the FET is quickly turned off.

When using this technique, voltage noise can be a problem because typical sense voltages run as low as 200 and 500 mV. Increasing the sense voltage tends to degrade the linear relationship between it and drain current. In this FET, however, proprietary compensation techniques raise the sense voltage while main-

taining linearity. On the input side of the chip, overvoltage and undervoltage (OV/UV) lockout circuits ensure that the input voltage and the 6-V internal (bias) supply are within the required limits before the supply will operate. Input OV lockout is particularly useful in off-line applications where surges or high-energy spikes are apt to be present. The supply shuts down during the transient and starts up when the input returns to the proper range. The OV/UV levels are programmed by the divider formed by resistors R, and R2. Shutdown also occurs when the internal bias voltage is too low for proper circuit operation. Hysteresis in these circuits ensures reliable, noise-free operation. The chip can either be shut down or kept from turning on by holding the OV/UV pin low. Turn-on can be delayed-for example, if turn-on of multiple supplies must be sequenced-by hanging a capacitor on the pin.

Typical UV lockout values for the

36 ELECTRONIC DESIGN

PWR-SMP3 regulator IC are 4.6 V for the trip voltage and 4.8 V for the reset voltage. Input UV turn-off and trip-off voltages are 0.4 and 0.35 V, respectively; input OV trip-off and turn-on voltages are 1.27 and 1.21 V, respectively.

The soft-start circuit consists of a current source and an internal capacitor connected to an intermediate stage of the error amplifier. Until the capacitor is fully charged, the error amplifier output voltage is clamped low, limiting the duty cycle and peak current of the switch during startup. Once the capacitor is fully charged, the amplifier takes over and regulates the output voltage. All shutdown and lockout modes discharge this capacitor, en-


suring that the supply always starts from a known state. The over-temperature shutdown circuit turns the switch off when the chip's temperature reaches between 125° and 175°C. Built-in hysteresis makes sure the temperature drops at least 45°C before the switch comes on again.

#### SUPERIOR CMOS

The chip will operate with input voltages between 36 and 200 V, adapting it to 48-V telecommunications applications. While oscillating at 1 MHz, the chip's quiescent current is just 4 mA. The FET switch's on-resistance is typically 14  $\Omega$ , and output capacitance is a low 8 pF. Rise and fall times of the output are typically 40 ns, with an input voltage of

160 V and a drain current of 200 mA. In its 16-pin, plastic modified batwing package, the PWR-SMP3 can operate to 70°C. In the bat-wing package, which is designed to remove heat, the four center pins (4, 5, 12, and 13) are part of the copper lead frame on which the die is mounted. They're tied to the source of the FET and may be used as ground connections. Resistor R<sub>3</sub> is connected between pins 3 and 4 to set the internal operating currents. A separate bond wire connects pin 4 to the chip to minimize the effects of noise on the ground lines.

Power Integrations' process, in which lateral CMOS FETs are used for power switches instead of vertical DMOS FETs, brings more than



2. BY RECTIFYING AND FILTERING the 115-Y ac line and applying it to the input of the PWR-SMP3 power IC through a storage-inductor/transformer, and by adding a few parts, a 5-Y, 600 mA isolated and regulated PWM switching power supply can be created.

38 ELECTRONIC DESIGN

just low cost to high- and low-voltage silicon power ICs. To start, these devices can be built on virtually any, 3.5-µm mature CMOS line (similar to many companies, Power Integrations doesn't have a fabrication facility, so it uses multiple foundries). The 400-V FET switches from the process, comparable to so-called logic-level FETs, turn on hard with just 5 V of gate-to-source drive. This reduces gate-drive energy by a factor of four, significantly simplifying

PRICE AND AVAILABILITY

In a 16-pin plastic DIP, the PWR-

SMP3 goes for \$6 in lots of 1000.

High-volume prices are signifi-

cantly lower. Small quantities are

Power Integrations Inc., 411

Clyde Ave., Mountain View, CA

94043; Art Fury or Doyle Slack,

CIRCLE 511

available from stock.

(415) 960-3572.

drive circuitry (at present, discrete logic-level FETs are limited in voltage rating to about 100 V).

Moreover, Miller capacitance at

Moreover, Miller capacitance at the switch's gate is usually 1/3 that of similarly rated DMOSFETs, further reducing drive energy and raising switching speeds—which reduces inductor size. Running at 1 MHz, the switch in the PWR-SMP3 takes about 1 mW of drive power, while a typical similarly rated DMOSFET uses about 20 mW.

In addition to easier drive, the positive temperature coefficient of the on-resistance of these high-voltage CMOS power FETs is less than that of similarly rated discrete MOS-FETs. At 150°C, the on-resistance of a DMOSFET is 2.5 times its 25°C value, while that of the CMOS IC switch is only twice as great.

The lateral CMOS construction also makes it possible for the package's metal tab to be connected to

the source rather than to the switch's drain. This virtually eliminates displacement currents when compared with conventional technology where the drain (or collector) is connected to the case or tab.

These currents flowing through the system chassis and heat sinks contribute to system noise and common-mode electromagnetic-interference-conducted emissions. Lower noise levels may lead to less filtering to meet regulatory agency (FCC, VDE, CSA) requirements. To further increase switching speed, delays in the low-impedance driver were reduced by physically distributing the driver across the area occupied by the power FET itself.

How Valuable?	CIRCLE
HIGHLY	553
MODERATELY	554
SLIGHTLY	555

# Low Cost Laminates for Static Flex Applications are Just Around the Bend.

Design your static flex circuit with polyimide film and you're on the right track, but going in the wrong direction. Polyimide film static flex circuits are expensive and can't withstand autoinsertable component mounting without the addition of rigidizers.

Design it with BEND/flex® bendable circuit laminate material from Rogers and

you can realize substantial savings in material and fabrication costs. Without sacrificing design flexibility or performance. In some applications, BEND/flex laminates



BEND/flex laminates save costs compared to polyimide film circuitry.

can actually increase overall product performance.

The future belongs to designers who can think small and save big. BEND/flex laminates can help make that happen.

For all the ways BEND/flex laminates can improve your design options write for a free test kit.

Technology for tomorrow built on TQC today.

#### **ROGERS**

Rogers Corporation Composite Materials Division One Technology Drive Rogers, CT06263 203774-9605 FAX 203774-1973

U.I. 94VO fiame class rating.

BEND/flex is a registered trademark of Rogers Corporation. Also available through Moktron Europe, Chent Belgium and Rogers Inoue Corp., Nagoya, Japan

CIRCLE 97

ELECTRONIC DESIGNI39



ADDING A TRANSFORMER AND OTHER PASSIVE PARTS TO A POWER IC CREATES AN OFF-LINE 3-W SWITCHER THAT FITS IN A WALL PLUG.

# OFF-LINE PWM SWITCHING REGULATOR IC HANDLES 3 W

FRANK GOODENOUGH

ow you can operate a battery-powered instrument, computer, modem or other small, low-power electronic device directly from the 115-V ac line without a bulky box to plug in. All that's required is Power Integration's PWR-SMP3 regulator IC to build a 3-W isolated switching power supply. Even if a rectifier bridge and filter are included, the supply's vol-ume can be less than 0.5 in. (Fig. 1). Typical cost for such a supply in highvolume quantities is between \$10 and \$20 each, depending on its size and the number built.

The PWR-SMP3 is built on the company's proprietary high-voltage CMOS process. This process puts 5-V logic and small-signal bipolar analog circuits on

the same chip.

Housekeeping and/or startup circuits for large off-line supplies represent a typical application for regulators built with the PWR-SMP3. The supply can replace circuits that use bulky 115-V, 60-Hz transformers. It also lends itself to auxiliary outputs in multi-output supplies. In addition, it will simplify the design of multi-output custom circuits.


Other applications for the PWR-SMP3 include remotely located digital panel meters, credit-card readers, and remote, signal-conditioning circuits and modules. Essentially any low-power circuitry where 115 V ac is available can be powered. Because circuit voltage-isolation is a function of the transformer,



not the chip, the PWR-SMP3 can even be used in medical instrumentation or factory-floor automation systems, such as programmable controllers.

Regulators akin to the PWR-SMP3 further the trend to distributed power applications. In such applications, a relatively high voltage (50 to 200 V) is piped around a large multicabinet system to reduce IR line losses. Dc-to-dc

BLECTRONIC DESIGN 35



1. OCCUPYING a volume of just one-hall cubic inch, this complete off-line switching regulator—built with Power Integrations PWR-SMP3 power IC in a DIP—controls up to 3 W.

converters on each system board reduce the high voltages to typical semiconductor voltage levels (see ELECTRONIC DESIGN, Jan. 11, p. 88). These regulators can even be smaller because the bridge rectifier and input capacitor aren't needed. With the chip's 3-W rating, supplies could be built to typically deliver 200 mA at 15 V, 250 mA at 12 V, or 600 mA at 5-V. A pair of regulators could thus supply ±15-V power for a slew of op amps. Or one regulator could supply 600 mA of -5.2-V ECL power in a primarily CMOS system.

To construct a complete switching regulator, all that's required are a bridge rectifier and filter, a storageinductor/isolation transformer, a Schottky diode, several other rectifiers and diodes, and a handful of resistors and capacitors, in addition to the PWR-SMP3 (Fig. 2). Packaged in a 16-pin DIP, the regulator is the supply's heart. Running at 1 MHz to minimize inductor size, the PWR-SMP3's controller section is optimized to implement a voltage-mode flyback circuit. Alternatively, other common pulse-width-modulated (PWM) regulator topologies may also be employed.

The chip's circuit includes all of the blocks needed for a basic P.VM regulator and all of the self-protection blocks expected in today's con-

trollers (Fig. 2, again). The input de voltage (200 V maximum) is applied to the CMOS power FET through the transformer and to a linear preregulator which drops it to the 6-V Vs required to run the control circuits during startup. Once the supply is up and running, the preregulator is turned off. The small-signal circuits on the chip are then powered from the "bootstrap"/feedback output from the transformer through the rectifier-filter formed by diode  $D_{\rm S}$  and capacitor  $C_{\rm S}$ .

Bypass capacitor  $C_3$  keeps switching noise out of the control circuitry. Diodes  $D_3$  and  $D_4$  sunb Ldi/dt transients as the switch turns off. A fast, low-loss Schottky diode— $D_2$ —rectifies the voltage across the isolated output winding of the transformer, which is filtered by  $C_2$  to give 600 mA of regulated 5-V power. Virtually any other voltage can be generated by changing the secondary winding of the transformer.

The basic PWM circuit is conventional. The 6-to-50% duty-cycle pulses from the oscillator turn on the FET switch through the NAND-gate and the FET-gate driver. The saw-tooth (ramp) output of the oscillator runs to the PWM comparator which receives its other input from the output of the error amplifier (the output is a function of the difference be-

tween the supply's output volt through the feedback path and a output of the 1.25-V handgap release. When the level of the reaches the output of the error pliffer, the comparator flips turns off the FET switch through the OR gate, PWM latch, NA gate, and driver.

#### No Self-Destruct

As noted earlier, the chip is load with self-protection feature start, the FET switch is a sensimizor, FET with an output feeds a small fraction of the drain current through an on-chip carent-sensing resistor, Resolutage developed across the tor is applied to the current limit comparator. When the drain current exceeds approximately 300 mA FET is quickly turned off.

When using this technique of age noise can be a problem becautypical sense voltages run as low 200 and 500 mV. Increasing the sense voltage tends to degrade the incarelationship between it and draw current. In this FET, however, perietary compensation technique raise the sense voltage while main taining linearity.

On the input side of the chip, ov voltage and undervoltage (OV/U lockout circuits ensure that the inp voltage and the 6-V internal (bia supply are within the required limit before the supply will operate. Inpu OV lockout is particularly useful off-line applications where surges high-energy spikes are apt to be pr sent. The supply shuts down duri the transient and starts up when the input returns to the proper rang The OV/UV levels are programme by the divider formed by resistors R and R2. Shutdown also occurs wh the internal bias voltage is too. for proper circuit operation. Hysti esis in these circuits ensures relial noise-free operation. The chip ther be shut down or kept from ing on by holding the OVAL low. Turn-on can be delayed ample, if turn on of multiple sup must be sequenced by han capacitor on the pin.

Typical UV lockout values 102

36 LECTRONIC DESIGN

## **SWITCHING REGULATOR IC**

PWR-SMP3 regulator IC are 4.6 V for the trip voltage and 4.8 V for the reset voltage. Input UV turn-off and trip-off voltages are 0.4 and 0.35 V, respectively; input OV trip-off and turn on voltages are 1.27 and 1.21 V. respectively.


Document 595

The soft-start circuit consists of a current source and an internal capacitor connected to an intermediate stage of the error amplifier. Until the capacitor is fully charged, the error amplifier output voltage is clamped low, limiting the duty cycle and peak current of the switch during startup. Once the capacitor is fully charged, the amplifier takes over and regulates the output voltage. All shutdown and lockout modes discharge this capacitor, ensuring that the supply always starts from a known state. The over-temperature shutdown circuit turns the switch off when the chip's temperature reaches between 125° and 175°C. Built-in hysteresis makes sure the temperature drops at least 45°C before the switch comes on again.

#### Superior CMOS

The chip will operate with input voltages between 36 and 200 V, adapting it to 48-V telecommunications applications. While oscillating at 1 MHz, the chip's quiescent current is just 4 mA. The FET switch's on-resistance is typically 14  $\Omega$ , and output capacitance is a low 8 pF. Rise and fall times of the output are typically 40 ns, with an input voltage of 160 V and a drain current of 2005 In its 16-pin, plastic modified wing package, the PWR-SMP3 operate to 70°C. In the hat wing p age, which is designed to rem heat, the four center pins (4, 5, and 13) are part of the copper-frame on which the die is morn They're tied to the source of the and may be used as ground or tions. Resistor Ra is connected tween pins 3 and 4 to set the init operating currents. A separate l wire connects pin 4 to the chip to imize the effects of noise on ground lines.

Power Integrations' process which lateral CMOS FETs are for power switches instead of cal DMOS FETs; brings more



38 E L E C T R O N I C BESIGN

ow cost to high- and low-voltage n power ICs. To start, these des can be built on virtually any, um mature CMOS line (similar to iny companies, Power Integraons doesn't have a fabrication facilv, so it uses multiple foundries). he 400-V FET switches from the rocess, comparable to so-called loglevel FETs, turn on hard with just V of gate-to-source drive. This redices gate-drive energy by a factor f four, significantly simplifying

PRICE AND AVAILABILITY in a 16-pin plastic DIP, the PWR-SMP3 goes for \$6 in lots of 1000. High-volume prices are significantly lower. Small quantities are available from stock.

Power Integrations Inc., 411 Chyde Ave., Mountain View, CA 94043; Art Fury or Doyle Slack. (415) 960-3572. CIRCLE 511

drive circuitry (at present, discrete logic-level PETs are limited in voltage rating to about 100 V).

Moreover, Miller capacitance at the switch's gate is usually 1/3 that of similarly rated DMOSFETs, further reducing drive energy and raising switching speeds-which reduces inductor size. Running at 1 MHz, the switch in the PWR-SMP3 takes about 1 mW of drive power, while a typical similarly rated DMOSFET uses about 20 mW.

In addition to easier drive, the positive temperature coefficient of the on-resistance of these high-voltage CMOS power FETs is less than that of similarly rated discrete MOS-FETs. At 150°C, the on-resistance of a DMOSFET is 2.5 times its 25°C value, while that of the CMOS IC switch is only twice as great.

The lateral CMOS construction also makes it possible for the package's metal tab to be connected to the source rather than to the switch's drain. This virtually eliminates displacement currents when compared with conventional technology where the drain (or collector) is connected to the case or tab.

These currents flowing through the system chassis and heat sinks contribute to system noise and common-mode electromagnetic-interference-conducted emissions. Lower noise levels may lead to less filtering to meet regulatory agency (FCC, VDE, CSA) requirements. To further increase switching speed, delays in the low-impedance driver were reduced by physically distributing the driver across the area occupied by the power PET itself.

How Valuable?	CIRCLE
HIGHLY	553
MODERATELY	554
SLICHTLY	555

## Low Cost Laminates for Static Flex Applications are Just Around the Bend

Design your static flex circuit with polyimide film and you're on the ight track, but going in the wrong direction. Polyimide film static flex circuits are expensive and can't withstand iutoinsertable component nounting without the addition of rigidizers.

Design it with BEND/flex® bendable circuit laminate material from Rogers and

you can realize substantial savings in malerial and fabrication costs. Without acrificing design flexibility or performance. in some applications, BEND/flex laminates



BEND/flex laminates s polyimide film circuitry.

can actually increase overall product performance.

The future belongs to designers who can think small and save big. BEND/flex laminates can help make that happen. For all the ways BEND/flex

laminates can improve your design options write for a free test kit.

Technology for tomorrow built on TQC today.



Rogers Corporation Composite Materials Division One Technology Drive Rogers, CT06263 203774-9605 FAX 203774-1973

CIRCLE 92

E S I G N 39 MARCH 22, 1990 39

# **DX 55**

83CH1973-7

FCHNICAL DIGEST

# international ELECTRON DEVICES meeting

1983
WASHINGTON, DC
December 5-6-7

Late News! Page 730



Sponsored by Electron Devices Society of IEEE

Case No. <u>04-1371-JJF</u>

DEFT Exhibit No. DX 55

Date Entered \_\_\_

Signature \_\_\_\_\_

# 1983 International Electron Devices Meeting TECHNICAL DIGEST

Papers have been printed without editing as received from the authors.

All opinions expressed in the Digest are those of the authors and are not binding on The Institute of Electrical & Electronics Engineers, Inc.

Publication of a paper in this Digest in no way is intended to preclude publication of a fuller account of the paper elsewhere.

Copies of available volumes of this Digest may be obtained from The Institute of Electrical & Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, N.J. Library of Congress Catalog Card Number: 78-20188.

IEEE Catalog Number: 83CH1973-7

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 21 Congress St., Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee, For other copyling, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47 St., New York, NY 10017. All rights reserved. Copyright © 1983 by The Institute of Electrical and Electronics Engineers, Inc.

# WELCOMING STATEMENT FROM THE GENERAL CHAIRMAN

EngMouth Box Lib TK 7800 Ibo2a 1983

On behalf of the conference committee I would like to welcome you to the 1983 International Electron Devices Meeting in its return to Washington, D.C. Since its inception in 1955, the IEDM has been the largest and most prestigious international forum for the presentation of the latest research and development in the area of electron devices. Last year the IEDM moved to the West Coast in order to broaden the geographical base of the meeting. This experiment was met with rousing success attracting over 2,200 attendees with a not surprisingly large component from the Bay area (1,300). In the future the meeting will be alternating between the East and West coasts to best serve both the geographically diverse US and international community of electron device researchers.

In addition to broadening its geographical base, the IEDM has also broadened its experiential base by adding panel discussions and innovations such as the author contact sessions. For the 1983 IEDM, in its 29th year, this conscious attempt to better serve the meeting attendees continues with the addition of a Sunday short course on semiconductor processing. The short course will consist of four, one and a half hour sessions, on the subjects of optical lithography, dry etching, metallization, and CVD given by renowned experts in each area. The purpose of the course is to allow those in other areas of electron device research to

become acquainted with the physical basis, expected results, and equipmental capabilities for key processing techniques. It is intended that the course will provide a technical bridge to the advanced processing developments presented in the IEDM itself.

This year the IEDM contains 27 sessions in the six categories of Electron Devices, Device Technology, Integrated Circuits, Detectors, Sensors and Displays, Quantum Electronics, and Electron Tubes. These sessions contain 185 papers selected from 456 submitted abstracts from 22 countries. These statistics reflect the technical and international breadth of the meeting as



Michael Adler General Chaicman



Nino Masnari Technical Program Chairman

well as the usual intense competition for places on the contributed program. This competition also serves to guarantee that the technical quality of the meeting remains at the high standard set by previous IEDMs and expected by the meeting attendees. In addition to the contributed papers, three areas of broad interest and relevance are highlighted in plenary session invited papers on the topics of circuit and system limitations of ultra large-scale integration, optical communications devices and systems, and visible and infrared solid-state image sensors.

Four panel discussions will also be the forum for lively debate on the topics of the extendability of CMOS technology to the submicron era, the future of silicon on insulator substrates for VLSI, device and process modeling applied to VLSI design, and optoelectronic device needs for the future.

Rounding out the meeting will be a luncheon presentation on the topic of the Japanese 5th Generation Computer Project by Dr. Kazuhiro Fuchi, Director of the project. Dr. Fuchi will review the 5th Generation Project, a subject of intensive interest worldwide, indicating its present and future goals, present status, and placing in perspective the needs for advanced IC technology.

I would like to extend my thanks and congratulations to the Conference Committee for the outstanding job they have done in planning and organizing the 1983 IEDM and on behalf of the IEEE Electron Devices Society, which sponsors the IEDM, I want to extend my sincere appreciation for their dedicated and professional efforts.

In addition, the authors are to be commended for their efforts toward technical excellence in their papers. It is with pleasure that I welcome them and all attendees to the 1983 International Electron Devices Meeting.

Michael Adler General Chairman

## TABLE OF CONTENTS

	LENARY SESSION: Invited Papers		1:05 p.m. 3.1 STATUS AND TRENDS OF I'L/MTL TECHNOLOGY (In-	
	onday, December 5, 9:00 a.m. sernational Ballroom Center		vited Paper), S. K. Wiedmann, IBM, Boeblingen, FEDERAL REPUBLIC OF GERMANY	47
a	hairman: N. Masnari	٠.	1:30 p.m.	* .
1.	VISIBLE AND INFRARED SOLID-STATE IMAGE SEN- SORS, W. F. Kosonocky, RCA Laboratories, Princeton, NJ	1 .	3.2 ADVANCED VIST DEVICE TECHNOLOGY, F. Takemo- to, K. Kawakita, H. Sakai and T. Komeda, Matsushita Elec- tric Industrial Co., Ltd., Osaka, JAPAN	51
L	2 THEORETICAL, PRACTICAL AND ANALOGICAL LIMITS IN ULSI, J. D. Meindl, Stanford University, Stan- ford, CA	*	1:55 p.m. 3.3 A NEW SELF-ALIGNED TRANSISTOR STRUCTURE	
1.	3 OPTICAL COMMUNICATION DEVICES AND SUB- SYSTEMS, L. K. Anderson, Bell Laboratories, Aflentown, PA	14	FOR HIGH-SPEED AND LOW-POWER BIPOLAR ISIS, N. Oh-nchi, A. Kayanuma, K. Asano, H. Hayashi and M. Noda, SONY Corp., Assugi, JAPAN	55
•			2:20 p.m.  3.4 A MERGED CMOS/BIPOLAR VLSI PROCESS, F. Wal-	
Ś	ESSION 2: Device Technology—Isolation and Dielectrics		czyk and J. Rubenstein, DEC, Hudson, MA	59
	londay, December 5, 1:00 p.m.  Iternational Baliroom Center		2:45 p.m. 3.5 A 1.0 mm N-WELL CMOS/BIPOLAR TECHNOLOGY FOR VLSI CIRCUITS, J. Miyamoto, S. Saitoh, H. Momose,	
	o-Chairmen: P. Roitman A. W. Wieder		H. Shibata, K. Kanzaki and S. Kohyama, Toshiba Corp., Kawasaki, JAPAN	63
,	00 p.m. INTRODUCTION	-	3:10 p.m. 3.6 SCALING OF SOI/PMOS TRANSISTORS, H. J. Singh, K. C. Saraswat, J. D. Shott, J. P. McVitte and J. D. Meindl,	. 67
	05 p.m.  SUBMICRON MOS VLSI PROCESS TECHNOLOGIES (Invited Paper), E. Arai, NTT ATSUGI Electrical Com-	• •	Stanford University, Stanford, CA	. 97
	munication Laboratory, Kanagawa, JAPAN	19	SESSION 4: Solid State Devices—Power MOS	
	30 p.m. 2 CHARACTERIZATION AND MODELING OF THE		Monday, December 5, 1:00 p.m. International Ballroom West	
٠	TRENCH SURFACE INVERSION PROBLEM FOR THE TRENCH ISOLATED CMOS TECHNOLOGY, K. M. Cham, S. Chiang, D. Wenocur and R. D. Rung, Hewlett-		Co-Chairmen: C. L. Wilson T. Ohmi	
1	Packard Laboratories, Palo Alto, CA	23	1:00 p.m. INTRODUCTION	
	3 A SIMPLIFIED BOX (BURIED-OXIDE) ISOLATION TECHNOLOGY FOR MEGABIT DYNAMIC MEMORIES, T. Shibata, R. Nakayama, K. Korosawa, S. Onga, M. Konaka and H. lizuka, Toshiba R&D Center, Kawasaki, JAPAN	27	1:05 p.m. 4.1 MODELING STATIC AND DYNAMIC BEHAVIOR OF POWER DEVICES (Invited Paper). S. Selberherr, Technische Universitat Wien, Vienna, AUSTRIA	71
	20 p.m.  4 CMOS TECHNOLOGY USING SEG ISOLATION TECHNIQUE, N. Endo, N. Kasai, A. Ishitani and Y. Kurogi, NEC Microelectronics Research Labs and Fundamental Research Labs, Kawasaki, JAPAN	31	1:30 p.m.  4.2 A UNIFIED BIPOLAR DEVICE MODEL, G. M. Kull and L. W. Nagel, Bell Laboratories, Murray Hill, NJ; S. W. Lee, P. Lloyd and E. J. Prendergast, Bell Laboratories, Allentown, PA; H. K. Dirks, University of Aachen, Aachen, FEDERAL REPUBLIC OF GERMANY	75
	45 p.m5 DEVICE ISOLATION TECHNOLOGY BY SELECTIVE		1-55 n m.	
	LOW-PRESSURE SILICON EPITAXY, H. J. Voss and H. Kürten, Technische Hochschule, Aachen, FEDERAL RE- PUBLIC OF GERMANY	35	4.3 IMPROVED COMFETS WITH FAST SWITCHING SPEED AND HIGH-CURRENT CAPABILITY, A. M. Goodman, J. P. Russell, L. A. Goodman, C. J. Nuese and J. M. Neilson, RCA Laboratories, Princeton, NJ	79
	10 p.m. 6 A TWO-DIMENSIONAL SI OXIDATION MODEL IN- CLUDING VISCOELASTICITY, H. Matsumoto and M. Fukuma, NEC Microelectronics Research Laboratories, Kawasaki, JAPAN	39	2:20 p.m. 4.4 25 AMP, 500 VOLT INSULATED GATE TRANSISTORS, M. F. Chang and G. Pifer, General Electric Co., Syracuse, NY, B. J. Baliga, M. S. Adler and P. V. Gray, General Electric	
	:35 p.m7 ENHANCED FLOW OF PHOSPHOSILICATE GLASS BY		Co., Schenectady, NY 2:45 n.m.	83
	ION IMPLANTATION, D. C. Chen, R. Szeto and H. S. Fu, Hewlett-Packard Laboratories, Palo Alto, CA	43	4.5 OPTIMUM DESIGN OF POWER MOSFETs, P. L. Hower, T. M. S. Heng and C. Huang, Unitrode Corp., Watertown, MA	87
	ESSION 3: Integrated Circuits—Bipolar and CMOS Integrated Circuits  Analysis Describer 5, 100 p.m.		3:10 p.m. 4.6 1600V POWER MOSFET WITH 20ns SWITCHING-SPEED, I. Yoshida, T. Okabe and M. Nagata, Hitachi, Tokyo, JAPAN; T. lijima and S. Ohtaka, Hitachi, Gunma,	
I	londay, December 5, 1:00 p.m. sternational Baltroom East	٠.	JAPAN 3:35 p.m.	91
•	o-Chairmen: K. C. Saraswal D. D. Tang		4.7 EXTREMELY HIGH EFFICIENT UHF POWER MOSFET FOR HANDY TRANSMITTER, H. Itoh, Hitachi, Gunma,	95
#:	00 p.m.	-	JAPAN; T. Okabe and M. Nagata, Hitochi, Tokyo, JAPAN	7.

Merdinian and B. James, Varian Associates, Palo Alto, CA

BONDED GRID ELECTRON GUN FOR 95 GHz EXTEND-ED INTERACTION AMPLIFIER, T. Grant, R. Garcia and G. Miram, Varian Associates, Palo Alto, CA; B. Smith, U.S. Army Electronics Command, Ft. Monmouth, NJ

2:45 p.m

186

GATE OXIDE MOSFETS, M-S. Liang, C. Chang, W. Yang,

C. Hu and R. W. Brodersen, University of California, Berke-

ley, CA

É				
	8.4 ELECTRICAL PROPERTIES OF NITRIDED-OXIDE SYSTEMS FOR USE IN GATE DIELECTRICS AND EEPROM, S, K, Lai, J. Lee and V, K, Dham, Intel Corp.,	100	9:05 a.m. 10.1 AN IGFET INVERSION CHARGE MODEL FOR VLSI SYSTEMS, L. L. Lewyn and J. D. Meindl, Stanford University, Stanford, CA	233
	Santa Clara, CA  10:45 a.m.  8.5 CARRIER TUNNELING RELATED PHENOMENA IN THIN OXIDE MOSFETs, C. Chang, M-S. Liang, C. Hu and R. W. Brodersen, University of California, Berkeley, CA	190	<ul> <li>9:30 a.m.</li> <li>10.2 AN OPTIMIZED 0.5 MICRON LDD TRANSISTOR, S. Rathnam, H. Baharamian and D. Laurent, United Technologies/Mostek, Carroliton, TX</li> <li>9:55 a.m.</li> </ul>	237
	11:10 a.m.  8.6 STUDIES OF INTERFACE PHENOMENA AT SILICON GRAIN BOUNDARIES, H. C. Card, A. W. DeGroot, G. C. McGonigal, J. G. Shaw and D. J. Thomson, University of	हैं - क 	10.3 STATISTICAL MODELING FOR EFFICIENT PARA- METRIC YIELD ESTIMATION OF MOS VLSI CIRCUITS, P. Cox, P. Yang and P. Chatterjee, Texas Instruments Inc., Dallas, TX	242
	Manitoba, Winnipeg, CANADA  11:35 a.m. CHARACTERIZATION OF N-CHANNEL AND P-CHANNEL LPCVD POLYSILICON MOSFETs, H. Shichijo, S. D. S. Malhi, P. K. Chatterjee, R. R. Shah,	198	10:20 a.m. 19.4 AN INTEGRATED IC PROCESS CHARACTERIZATION FACILITY (Invited Paper), D. Scharfetter, R. Tremain, T. Oki, A. Doganis and S. Chen, Xerox Palo Alto Research Center, Palo Alto, CA	246
	M. A. Douglas and H. W. Lam, Texas Instruments, Dallas, TX  SESSION 9: Solid State Devices—High Power	202	10:45 a.m.  10.5 AN AUTOMATED METHODOLOGY FOR GENERAT- ING SELF-CONSISTENT LAYOUT RULES FOR VLSI DESIGNS, M. Bayless, B. Waller, B. Devanney and D. Laurent, UTC Mostek, Carrollton, TX	250
	Devices Tuesday, December 6, 9:00 a.m. Jefferson Room Co-Chairmen: T. Ohmi		11:10 a.m. 10.6 SIMPL-1 (SIMULATED PROFILES FROM THE LAY-OUT-VERSION I), M. A. Grimm, K. Lee and A. R. Neureuther, University of California, Berkeley, CA	255
	B. J. Baliga 9:00 a.m. INTRODUCTION	:	11:35 a.m. 10.7 HISETS: A SOFTWARE SYSTEM FOR DESIGNING SEM- ICONDUCTOR DEVICE PACKAGES, A. Yasukawa, T. Sakamoto and S. Shida, Hitachi Ltd., Tsuchiura, JAPAN	259
	9:05 a.m.  9.1 SEMICONDUCTOR CHIP DESIGN CONSTRAINTS IM- POSED BY PACKAGE LIMITATIONS (Invited Paper), C. A. Neugebauer, General Electric Company, Schenectady, NY	296	SESSION 11: Electron Tubes—Gyrotrons Tuesday, December 6, 9:00 a.m. Georgetown Room	
	9:30 a.m. 9.2 DIRECTLY LIGHT TRIGGERED 8KV-1.2KA THYRIS- TOR, H. Ohashi, T. Ogura and Y. Yamaguchi, Toshiba Research and Development Center, Kawasaki, JAPAN	210	Co-Chairmen: R. K. Parker J. M. Baird 9:00 a.m. INTRODUCTION	
	9:55 a.m.  9.3 TURN-OFF BEHAVIOR OF GTO's: 2-D NUMERICAL RESULTS COMPARED TO IR-RADIATION PATTERNS, G. Franz, Institut fur Aligemeine Elektrotechnik, Vienna, AUSTRIA; M. Stoisiek, Siemens Research Center, Munich, FEDERAL REPUBLIC OF GERMANY	214	9:05 a.m. 11.1 SURVEY OF RECENT GYROTRON DEVELOPMENTS (Invited Paper), V. L. Granassiein, University of Maryland, College Park, MD; S. Y. Park, Omega-P, Inc., New Haven, CT	263
	10:20 a.m.  9.4 DETAILED COMPARISON OF EXPERIMENT AND THEORY OF PASSIVATION RING STRUCTURES FOR POWER DEVICES, D. H. Paxman and C. A. Fisher, Phillips Research Laboratories, Surrey, ENGLAND	218	9:30 a.m. 11.2 FIRST 200 kW CW OPERATION OF A 60 GHz GYRO-TRON, H. Jory, R. Bler, S. Evans, K. Felch, L. Fox, H. Huey, J. Shively and S. Spang, Varian Associates, Palo Alto, CA	267
. •	<ul> <li>10:45 a.m.</li> <li>9.5 HIGH PERFORMANCE MICROWAVE STATIC INDUCTION TRANSISTORS, A. Cogan, R. Regan, I. Bencuya, S. Butler and F. Rock, GTE Laboratories, Waltham, MA</li> </ul>	221	<ol> <li>9:55 a.m.</li> <li>DEVELOPMENT OF 35/53 GHz GYROTRONS, T. Kage-yama, I. Tsuchiya, Y. Takahashi and H. Sato, NEC Corporation, Kawasaki, JAPAN</li> </ol>	271
	11:10 a.m. 9.6 A 900 MHz 100 W CW MESH EMITTER TYPE TRANSISTOR WITH P.H.S. STRUCTURE, K. Ishii, H. Yamawaki, S. Kashiwagi and E. Yamashita, Fujisu Discrete Semiconductor Division, Kawasaki, JAPAN	225	10:20 a.m.  11.4 A SELF-CONSISTENT NONLINEAR ANALYSIS OF THE GYROTRON, K. Tsutaki, Y. Yuasa and Y. Morizumi, NEC Corporation, Kawasaki, JAPAN	273
	11:35 a.m. 9.7 HIGH VOLTAGE, HIGH SPEED, GaAs SCHOTTKY. POWER RECTIFIER, A. R. Sears, B. J. Baliga, P. Campbell, M. M. Barnicle and W. Garwacki, General Electric	229	<ul> <li>10:45 a.m.</li> <li>11.5 INFRARED MONITORING OF GYROTRON WINDOWS, H. Huey, N. Lopez, G. Hu, E. Choi and L. Mundie (consultant). Varian Associates, Palo Alto, CA</li> <li>11:10 a.m.</li> </ul>	277
	Research and Development Center, Schenectady, NY  SESSION 10: Integrated Circuits—New CAD Tools for Device Engineering		11.6 TAPERED INTERACTION GYRO-TWA EXPERI- MENTS, L. R. Barnett, University of Utah, Salt Lake City, UT; Y. J. Lau and D. Dialeis, Science Applications, McLean, VA; K. R. Chu, Naval Research Laboratory, Wash- ington, DC	280
	Tuesday, December 6, 9:00 a.m. Lincoln Room Co-Chairmen: P. Yang	•	11:35 a.m. 11:7 DESIGN AND OPERATION OF HIGH-HARMONIC GY- ROTRON OSCILLATORS AND GYRO-KLYSTRON AM-	÷
	E. Demoulin 9:00 a.m. INTRODUCTION		PLIFIERS, D. B. McDermott, D. S. Furuno and N. C. Luhmann, Ir., University of California, Los Angeles, CA, P. Vitello, Science Applications, McLean, VA	284

SESSION 12: Quantum Electronics—Optical Sources		3:10 p.m. 13.3 A HIGH PERFORMANCE, HIGH DENSITY 256K DRAM	
Tuesday, December 6, 9:00 s.m.		UTILIZING IX PROJECTION LITHOGRAPHY, E. Adler,	
Thoroughbred Room		A. S. Bergendahl, W. Ellis, J. Fifield and E. F. O'Nell, IBM, Essex Junction, VT	327
Co-Chairmen: D. Botez J. Coleman		3:35 p.m.	
		13.4 CIRCUIT DESIGN METHODOLOGIES, D. Segers,	771
9:00 a.m. INTRODUCTION		D. Wendell and D. Koesters, Mostek, Carrollton, TX	331
9:05 a.m. OHAN		4:00 p.m. 13.5 FULLY DECODED GaAs 1Kb STATIC RAM USING	
9:03 a.m. 12.1 VERY LOW THRESHOLD OMVPE-GROWN QUAN- TUM-WELL LASERS (Invited Paper), S. D. Hersee, M. Razeghi, R. Blondeau, M. Krakowski, B. deCremoux and J. P. Duchemin, Thomson-CSF Laboratories, Orsay,		CLOSELY SPACED ELECTRODE FETs. P. Katano, K. Takahashi, K. Uetake, K. Ueda, R. Yamamoto and A. Higashisuka, NEC, Kawasaki, JAPAN	336
FRANCE	288	4:25 p.m. 13.6 A 1.5 MICRON HCMOS III TECHNOLOGY FOR FAST	
9:30 z.m. 12.2 TRANSYERSE-MODE STABILIZED GRAIAS LASER WITH AN EMBEDDED CONFINING LAYER ON OPTI-		STATIC RAMS, R. Mauntel, S. Cosentino, N. Herr and J. Barnes, Motorola, Mesa, AZ	340
CAT CITED BY MOCVID. M. OKAJITUB, I. MUTO MINI	202	4:50 p.m.	
N. Motegi, Tashiba Corp., Kawasaki, JAPAN	292	13.7 SOFT ERROR RATES IN STATIC BIPOLAR RAMS, G. A. Sai-Halasz and D. D. Tang, IBM, Yorktown Heights, NY	344
12.3 TEMPERATURE DEPENDENCE OF WAVELENGTH TUNING WITH SEMICONDUCTOR INTEGRATED			
ETATOM INTERPRESENCE LASERS, A. ARITESYAR AND	296	SESSION 14: Device Technology—Silicon on Insulating Substrates	
S. Wang, University of California, Berkeley, CA	- 436 ·	Tuesday, December 6, 2:15 p.m.	
10:20 a.m. 12.4 TWISTED DOUBLE-HETEROSTRUCTURE GAAS-		International Ballroom East	
(AlGa)As LASER, T. Sugino and S. Wang, University of California, Berkeley, CA	360	Co-Chairmen: R. Henderson B. Griffing	-
10:45 a.m. 12.5 HIGH TEMPERATURE AND LONG LIFE OPERATION		2:15 p.m.	
AT MENT INC. ASP/IND LIAM BURIED UKESCENT LAST		INTRODUCTION	
ERS, R. Hirano, E. Oomara, H. Higuchi, Y. Sakakibara, H. Namizaki, W. Susaki and K. Fujikawa, Mitsubishi Electric Corporation, Itami, Hyogo, JAPAN	304	2:20 p.m. 14.1 SILICON ON INSULATING SUBSTRATES—RECENT ADVANCES (invited Paper), H. W. Lam, Texas Instruments, Inc., Dallas, TX	348
11:10 a.m.  12.6 ROOM TEMPERATURE PULSED OPERATION OF AlGaisP/GaisP DOUBLE HETEROSTRUCTURE VISIBLE LIGHT LASERS GROWN BY MOCVD, I. Hino, A. Gomyo, K. Kobayashi and T. Suzuki, NEC Corporation,	. :	2:45 p.m.  14.2 MULTILAYER CMOS DEVICE FABRICATED ON LASER RECRYSTALLIZED SILICON ISLANDS, S. Akiyama, S. Ogawa, M. Yoneda, N. Yoshii and Y. Terui,	352
Kawasaki, JAPAN	308	Matsushita Electric, Osaka, JAPAN	334
<ul> <li>11:35 a.m.</li> <li>12.7 RECENT DEVELOPMENTS IN VISIBLE LEDs,</li> <li>J. Nishizawa and K. Iton, Tohoku University, Sendai,</li> <li>JAPAN; Y. Okuno, F. Sakurai and M. Koike, Semiconductor</li> <li>Research Institute, Sendai, JAPAN; T. Teshima, Stanley</li> </ul>		3:10 p.m.  14.3 COMPARISON OF ENHANCEMENT/DEPLETION IN- VERTER SPEED IN BULK SI AND SOI CIRCUITS, K. K. Ng, G. W. Taylor, G. K. Celler, L. E. Trimble, R. J. Bayruns and E. I. Povilonis, Bell Telephone Labs., Murray Hill, NI	356
Electric Co., Ltd., Yokohama, JAPAN	311	3:35 p.m.	
12:00 noon 12.8 GaAs LEDs FABRICATED ON SIQ-COATED SI WA-		14.4 INDIRECT LASER ANNEALING OF POLYSILICON FOR THREE-DIMENSIONAL IC's, M. Nakano, R. Mukai, N. Sasaki, T. Iwai and S. Kawamura, Fujitsu Limited,	
FERS, Y. Ohmachi, Y. Shinoda and T. Nishioka, NTT Corp., Tokyo, JAPAN	315	Kawasaki, JAPAN	360
		4:00 p.m. 14.5 3-DIMENSIONAL SOI/CMOS IC's FABRICATED BY	1
SESSION 13: Integrated Circuits—Random Access Memories		14.5 3-DIMENSIONAL SOI/CMOS IC'S FABRICATED BY BEAM RECRYSTALLIZATION, S. Kawamura, N. Sasaki, T. Iwai, R. Mukai, N. Nakano and M. Takagi, Fujitsu Limited, Kawasaki, JAPAN	364
Tuesday, December 6, 2:15 p.m. International Ballroom Center		4:25 p.m.	
Co-Chairpersons: L. Razouk Y. Okoto	-	14.6 CHARACTERISTICS OF MOSFET PREPARED ON SI/MgO/Al,O./SiO./SI STRUCTURE, Y. Hokari, M. Mikami, K. Egami, H. Tayay and M. Kanamori, NEC	368
2:15 p.m. INTRODUCTION		Corporation, Kanagawa, JAPAN 4:50 p.m.	J00 .
2:20 p.m.  13.1 A SUBMICRON CMOS MEGABIT LEVEL DYNAMIC RAM TECHNOLOGY USING DOPED FACE TRENCH CAPACITOR CELL, K. Minegishi, S. Nakajima, K. Miura, K. Harada and T. Shibata, Nippon Telegraph and Telephone	•	14.7 HIGH SPEED 1µm SOS CMOS DEVICES USING DOUBLE SOLID-PHASE EPITAXY, M. Yoshida, M. Nakahara, M. Kimura, S. Taguchi, K. Maeguchi and H. Tango, Toshiba Corp., Kawasaki, JAPAN	372
Public Corporation, Kanagawa, JAPAN	319	5:15 p.m.  14.8 A LOW-LEAKAGE VISI CMOS/SOS PROCESS WITH THIN EPI LAYERS, J. Y. Lee, D. C. Mayer and P. K.	
<ul> <li>2:45 p.m.</li> <li>13.2 A 1.3µm n-MOS VLSI TECHNOLOGY, Y. Wada, H. Sunami, N. Yamamoto, Y. Kawamoto, T. Mizutani, K. Yagi, Y. Homma, N. Hashimoto and S. Asai, Hitachi,</li> </ul>		Vasudev, Hughes Research Labs., Malibu, CA	376
Tolme VADANI	272		

3:35 p.m.
18.4 MBE ALGOLAS/GRAS PHOTOTRANSISTORS SENSITIVE AT LOW ILLUMINATION, R. Nottenburg, H. J.

TIVE AT LOW ILLUMINATION, R. Nottenburg, H. J. Buhlmann, J. C. Bischoff and M. Hegems, Swiss Federal Inst. of Technology, Lausanne, SWITZERLAND

4:00 p.m MONOLITHICALLY INTEGRATED In<sub>0.53</sub>Ga<sub>0.57</sub>As-PIN/ InP-MISFET PHOTORECEIVER, K. Kasahara, J. Hayashi, K. Makita, K. Taguchi, A. Suzuki, H. Nomura and S. Matushita, NEC Corporation, Kawasaki, JAPAN

4:25 p.m. 18.6 A PLANAR EMBEDDED INCOAS PHOTODIODE ON SEMI-INSULATING INP SUBSTRATE FOR MONOLITH-SEMEMONIA THROUGH SUBJECT TO THE SELECTIVE SUBJECTIVE VAPOR PHASE EPITAXY AND ION IMPLANTATION TECHNIQUE, A. S. H. Liao, T. J. Bridges, E. G. Burkhardt, B. Tell, R. F. Leheny and E. D. Beebe, Bell Laboratories, Inc., Holmdel, NJ

4:50 p.m 18.7 NEW OPTICAL DETECTOR USING SUPERCONDUCT-ING BaPb<sub>0.7</sub>Bi<sub>0.3</sub>O<sub>3</sub>, Y. Enomoto, M. Suzuki and T. Murakami, NTT Labs, Ibaraki, JAPAN

5:15 p.m. 18.8 HIGH SPEED OPTICAL MODULATION WITH G2As/ GBAIAS QUANTUM WELLS, T. H. Wood, D. A. B. Miller, D. S. Chemia, C. A. Burrus, T. C. Damen, A. C. Gossard and W. W. Wiegmann, Bell Laboratories, Inc., Crawford Hill, Holmdel and Murray Hill, NJ

#### SESSION 19: Detectors, Sensors, and Displays-Solid-State Imaging Devices

Tuesday, December 6, 2:15 p.m. Monroe Room

Co-Chairmen: T. J. Tredwell K. D. Wise

2:15 p.m. INTRODUCTION

2:20 p.m. AN 8 MEGAPIXEL/SEC 800 × 800 VIRTUAL PHASE CCD IMAGER FOR SCIENTIFIC APPLICATIONS, R. D. McGrath and J. W. Freeman, Texas Instruments, Dallas, TX; J. Janesick, Jet Propulsion Laboratory, Pasadena, CA

2:45 p.m. A 360,000 PIXEL COLOR IMAGE SENSOR FOR IMAG-ING PHOTOGRAPHIC NEGATIVES, T. J. Tredwell, T. H. Lee, B. C. Burkey, T. M. Kelly, R. P. Khasla, D. L. Losee, F. C. Lo, R. L. Nielsen and W. C. McColgin, Eastman Kodak Research Laboratories, Rochester, NY

3:10 p.m. A HIGH PHOTOSENSITIVITY IL-CCD IMAGE SENSOR WITH MONOLITHIC RESIN LENS ARRAY, Y. Ishihara and K. Tanigaki, NEC Corporation, Kawasaki, JAPAN

19.4 BLOOMING SUPPRESSION MECHANISM FOR AN IN-TERLINE CCD IMAGE SENSOR WITH A VERTICAL OVERFLOW DRAIN, E. Oda, Y. Ishihara and N. Teranishi, NEC Corporation, Kawasaki, JAPAN

4:00 p.m. A 3456 ELEMENT QUADRILINEAR CCD WITH DEPLE-TION-ISOLATED SENSOR STRUCTURE, G. Declerck. J. Bosiers, J. Sevenhans and L. Van den hove, Katholic University, Leuven, BELGIUM

4:50 p.m A NEW IMAGING DEVICE USING AMORPHOUS SILI-CON, C. Kusano, S. Ishioka, Y. Imamura, Y. Takasaki, Y. Shimomoto, T. Hirai and E. Maruyama, Hitochi Ltd., Tokyo, JAPAN

#### SESSION 20: Evening Panel Discussion

Tuesday, December 6, 8:00 p.m. International Baliroom Center

Panel Moderator: Al F. Tasch, Jr. Motorola Austin, TX

#### SESSION 21: Evening Panel Discussion

Tuesday, December 6, 8:00 p.m. International Baltroom East

472

489

492

501

505

509

Panel Moderators: Dimitri Antoniadis

Massachusetts Institute of Technology Cambridge, MA

Peter Cottrell IBM Essex Junction, VT

#### SESSION 22: Evening Panel Discussion

Tuesday, December 6, 8:00 p.m. Thoroughbred Room

Henry Kressel Panel Moderator:

E. M. Warburg, Pinus and Co.

New York, NY

#### SESSION 23: Evening Panel Discussion

Tuesday, December 6, 8:00 p.m. Thoroughbred Room

Panel Moderator: Henry Kressel

E. M. Warburg, Pincus and Co.

New York, NY

#### SESSION 24: Device Technology-Advanced **MOS Technologies**

Wednesday, December 7, 9:00 a.m. International Baltroom Center

Co-Chairmen: R. D. Davies T. Shibata

9:00 a.m. INTRODUCTION

9:05 a.m. A REVIEW OF REFRACTORY GATES FOR MOS VLSI (Invited Paper), T. P. Chow, General Electric Corp. R&D Center, Schenectady, NY; A. J. Steckl. Rensselear Polytechnic Institute, Troy, NY

9:30 a.m. 24.2 A HIGH PERFORMANCE CMOS TECHNOLOGY WITH TI-SILICIDED P/N-TYPE POLY-SI GATES, Y. Murao, S. Mihara, M. Kikuchi, R. Sase and T. Furuhashi, NEC Corporation, Kanagawa, JAPAN

HIGH-SPEED LATCHUP-FREE 0.5µm-CHANNEL CMOS USING SELF-ALIGNED TISI, AND DEEP-TRENCH ISOLATION TECHNOLOGY, T. Yamaguchi, 24.3 S. Morimoto, G. Kawamoto, H. K. Park and G. Eiden, Tektronix Inc., Beaverton, OR

24.4 AN N-WELL CMOS WITH SELF-ALIGNED CHANNEL STOPS, J. Y. Chen, Hughes Research Laboratories, Malibu,

10:45 a.m. A FULLY-SELF-ALIGNED JOINT-GATE CMOS TECH-NOLOGY, A. L. Robinson, E. W. Maby and D. A. Antoniadis, MIT, Cambridge, MA

OPTIMIZATION OF SUB-MICRON P-CHANNEL FET STRUCTURE, K. M. Cham, S-Y. Chiang and R. D. Rung, Hewlett-Packard Laboratories, Palo Alto, CA

24.7 FABRICATION DEMONSTRATION OF 1-1.5µ NMOS CIRCUITS USING OPTICAL TRI-LEVEL PROCESSING TECHNOLOGY, K. J. Orlowsky, D. V. Speeney, E. L. Hu, J. V. Dalton and A. K. Sinha, Bell Laboratories, Murray Hill,		26.4 A NEW CELL FOR HIGH CAPACITY MASK ROM BY THE DOUBLE LOCOS TECHNIQUE, N. Sato, T. Nawata and K. Wada, Fujitsu Limited, Nakahara, JAPAN	581
NJ	538	10:45 a.m. 26.5 HIGH TEMPERATURE AND EXTENDED ENDURANCE CHARACTERISTICS OF EEROM, C. S. Jenq, T. Wong	
SESSION 25: Device Technology—Lithography and Interconnects		and B. Joshi, SEEQ Technology, Inc., San Jose, CA; C. Hu, University of California, Berkeley, CA 11:10 a.m.	585
Wednesday, December 7, 9:00 a.m. International Baltroom East	٠	26.6 DESIGN CONSIDERATIONS FOR SCALING FLOTOX E <sup>2</sup> PROM CELL, J. Lee and V. K. Dhasu, Intel Corporation, Santa Clara, CA	589
Co-Chairmen: A. J. Stecki S. Minagawa		11:35 2.m. 26.7 OPTIMUM DESIGN OF DUAL CONTROL GATE CELL	•
9:00 a.m. INTRODUCTION	•	FOR HIGH DENSITY EEPROMs, K. Hieda, M. Wada, T. Shibata, S. Inoue, M. Momodomi and H. lizuka, Toshiba	
9:05 a.m. 25.1 MULTI-LEVEL METALLURGY FOR MASTER IMAGE STRUCTURED LOGIC (Invited Paper), R. Geffken, IBM		Corporation, Kawasaki, JAPAN	593
Corp., Burlington, VT	542	SESSION 27: Solid State Devices—III-V Devices,	
9:30 a.m.		Characterization and Processes	
25.2 BIPOLAR PROCESS TECHNOLOGY EVALUATION BY 3-DEMENSIONAL DEVICE SIMULATION, N. Sasaki and A. Anzai, Hitachi Ltd., Tokyo, JAPAN	546	Wednesday, December 7, 9:00 a.m.  Jefferson Room	
9:55 a.m. 25.3 A PLANAR METALLIZATION PROCESS—ITS APPLI-		Co-Chairmen: H. Goronkin D. Ferry	
CATION TO TRI-LEVEL ALUMINUM INTERCONNEC- TION, T. Moriya, S. Shima, Y. Hazuki, M. Chiba and		9:00 a.m. INTRODUCTION	
M. Kashiwagi, Toshiba R&D Center, Kawasaki, JAPAN	. 550	9:05 a.m.	
10:20 a.m.		27.1 PICOSECOND AND SUBPICOSECOND OPTA ELEC-	
25.4 VISI PRODUCTION WITH A MULTILAYER PHOTO- LITHOGRAPHY PROCESS (Invited Paper), G. Hillis and		TRONICS FOR MEASUREMENTS OF FUTURE HIGH- SPEED ELECTRONIC DEVICES (Invited Paper),	
K. Bartlett, Hewlett-Packard, Ft. Collins, CO; M. Chen and		J. Valdmanis, G. A. Mourou and C. W. Gabel, University of	
R. Truma, Hewlett-Packard, Cupertino, CA; M. Watts,	EEA	Rochester, Rochester, NY	597
Hewlett-Packard, Palo Alto, CA	554	9:30 a.m. 27.2 1/1 NOISE IN GaAs MESFETs, CY. Su, H. Rohdin and	
10:45 a.m. 25.5 ELECTRON-BEAM DIRECT WRITING TECHNOLOGY		C. Stolte, Hewlett-Packard Laboratories, Palo Alto, CA	601
FOR LSI WIRING PROCESS, F. Murai, S. Okazaki, Y. Takeda and H. Obayashi, Hitachi Ltd., Tokyo, JAPAN	558	9:55 a.m. 27.3 OPTIMUM PROFILES FOR LOW-NOISE ION-IM-	
11:10 a.m. 25.6 AN APPROACH TO QUARTER-MICRON e-BEAM		PLANTED GaAs MESFETs, M. A. Khatibzadeh, R. J. Trew, N. A. Masnari and J. M. Golio, North Carolina State Univer-	40-
LITHOGRAPHY USING OPTIMIZED DOUBLE LAYER RESIST PROCESS, Y. lida and S. Hasegawa, NEC Corpora-	:	sity, Rqleigh, NC 10:20 a.m.	605
tion, Kawasaki, JAPAN	562	27.4 X AND KU-BAND HIGH POWER GAAS FETS, Y. AORO,	
11:35 a.m.		S. Aihata and Y. Kaneko, NEC Corporation, Kawasaki, JAPAN	689
25.7 SI MOSFET FABRICATION USING FOCUSED ION BEAMS, R. L. Kubena, J. Y. Lee, R. A. Juliens, R. G. Brault,		10:45 a.m.	005
P. L. Middleton and E. H. Stevens, Hughes Research Laboratories, Malibu, CA	566	27.5 ELECTRON-BEAM FABRICATION OF QUARTER-MI-	
		CRON T-SHAPED GATE FET USING A NEW TRI- LAYER RESIST SYSTEM, P. C. Chao, P. M. Smith,	
SESSION 26: Integrated Circuits—Non-Volatile		S. Wanuga, J. C. M. Hwang and W. H. Perkins, General Electric Co., Syracuse, NY; R. Tiberio and E. D. Wolf, Cor-	
Memory Technology		nell University, Ithaca, NY	613
Wednesday, December 7, 9:00 a.m. International Baltroom West		11:10 a.m. 27.6 PERFORMANCE AND PRINCIPLE OF OPERATION OF	
Co-Chairmen: D. C. Guterman W. G. Oldham		GaAs BALLISTIC FET, Y. Awano, K. Tomizawa, N. Hashizume, M. Kawashima and T. Kanayama, Electrotechnical Laboratory, Ibaraki, JAPAN	617
9:00 a.m. INTRODUCTION	-	11:35 a.m.	
9:05 a.m.		27.7 GRAS-MESFETS WITH HIGHLY DOPED (18"CM") CHANNELS—AN EXPERIMENTAL AND NUMERICAL	
26.1 SINGLE 5V EPROM WITH SUB-MICRON MEMORY TRANSISTOR AND ON-CHIP HIGH VOLTAGE GENER-		INVESTIGATION, H. Dämbkes, W. Brockerhoff and K. Heime, Universität Duisburg, Duisburg, FEDERAL	-
ATOR, S. Ohya, M. Kikuchi and Y. Narita, NEC Corpora- tion, Sagamihara, JAPAN	570	REPUBLIC OF GERMANY	621
9:30 a.m.		12:00 p.m. 27.8 InP JFETs BY SHALLOW Zn DIFFUSION, J. B. Boos,	
26.2 PROM CELL MADE WITH AN EPROM PROCESS, A. Folmsbee, Intel Corporation, Santa Clara, CA	574	T. H. Weng, S. C. Binari, G. Kelner and R. L. Henry, Naval Research Laboratory, Washington, DC	625
9:55 a.m.			
26.3 A NEW MASK ROM CELE PROGRAMMED BY THROUGH-HOLE USING DOUBLE POLYSILICON			
TECHNOLOGY, F. Masuoka, S. Ariizumi, T. Iwase,			•
K. Maeda, M. Ono and N. Endo, Toshiba Corporation,		· · · · · · · · · · · · · · · · · · ·	•

toward the December Concern and Dimigue		7.16 - m	
SESSION 28: Detectors, Sensors and Displays— Integrated Sensors and Sensing Devices	•	3:15 p.m. 29.5 A NEW LOW RESISTANCE SHALLOW JUNCTION FORMATION METHOD USING LATERAL DIFFUSION	
Wednesday, December 7, 9:00 a.m. Lincoln Room		THROUGH SILICIDE, H. Okabayashi, E. Nagasawa and M. Morimoto, NEC Microelectronics Research Labs,	<b>670</b>
Co-Chairmen: S. Middelhock J. M. Borky		Kawasaki, JAPAN 3:40 p.m.	670
9:00 a.m. INTRODUCTION		29.6 SOURCE AND DRAIN JUNCTIONS BY OXIDIZING ARSENIC DOPED-POLYSILICON, E. Kinsbron and W. T. Lynch, Bell Labs, Murray Hill, NJ	674
9:05 a.m. 28.1 SENSORS WITH ON-CHIP SIGNAL PROCESSING FOR LONG-TERM STABILITY (Invited Paper), J. B. Angeli, Stanford University, Stanford, CA	628	4:05 p.m. 29.7 NONDESTRUCTIVE EVALUATION OF GENERATION LIFETIME AND SURFACE GENERATION VELOCITY AND THE EFFECT OF ETCHING, POLISHING AND AN-	•
9:30 a.m. 28.2 OFFSET REDUCTION IN A MAGNETIC-FIELD-SENSITIVE MULTICOLLECTOR TRANSISTOR WITH LOW OFFSET, S. Kordic, V. Zieren and S. Middelhoek, Delft Uni-	żás	NEALING ON 5" SI WAFER SURFACE PROPERTIES, B. Davari, M. Tabib-Azar, K. L. Lee, F. A. Lowry and P. Das, Rensselver Polytechnic Institute, Troy, NY, E. Mendel and D. A. Miller, IBM East Fishkill, Hopewell Junction, NY	678
versity of Technology, Delft, THE NETHERLANDS  9:55 a.m.	631		
28.3 CARRIER TRANSPORT IN SEMICONDUCTOR MAGNETIC FIELD SENSORS, L. Andor, H. P. Baltes, A. Nathan and H. G. Schmidt-Weinmar, University of Al-		Session 30: Solid State Devices—Superconducting and Novel Device Technologies	
berta, Edmonton, Alberta, CANADA	635	Wednesday, December 7, 1:30 p.m.  Jefferson Room	
10:20 a.m. 28.4 MONOLITHIC INTEGRATED ZINC-OXIDE ON SILI- CON PYROELECTRIC ANEMOMETER, D. L. Polla, R. S.	:	Co-Chairmen: S. M. Faris K. Kataoka	
Muller and R. M. White, University of California, Berkeley, CA	639	1:30 p.m. INTRODUCTION	
10:45 a.m. 28.5 REMOVING LONG TAILS FROM PHOTOCONDUC-		1:35 p.m. 30.1 HIGH SPEED FOUR-BIT FULL ADDER WITH RESIS-	
TIVE DETECTORS: A NEW MINORITY HOLE SINKED PHOTODETECTOR, C. Y. Chen, Y. M. Pang, A. Y. Cho and P. A. Garbinski, Bell Laboratories, Murray Hill, NJ	643	TOR COUPLED JOSEPHSON LOGIC (RCJL), J. Sone, T. Yoshida and H. Abe, NEC Corporation, Kawasaki, JAPAN	682
11:10 a.m.  28.6 A NEW READOUT STRUCTURE FOR RADIATION SILI- CON STRIP DETECTORS, W. R. Th. ten Kate and C. L. M. van der Klauw, Delft University of Technology, Delft, THE NETHERLANDS	647	2:00 p.m. 30.2 ELIMINATION OF THE EMITTER/COLLECTOR OFF- SET VOLTAGE IN HETEROJUNCTION BIPOLAR TRANSISTORS, J. R. Hayes, F. Capasso, R. J. Malik, A. C. Gossard and W. Wiegmann, Bell Laboratories, Murray Hill,	
11:35 a.m.		NJ	686
28.7 CHARACTERIZATION OF SURFACE AND BURIED CHANNEL ION SENSITIVE FIELD EFFECT TRANSISTORS (ISFEIs), C. F. Chan and M. H. White, Lehigh University, Bethlehem, PA	651	2:25 p.m.  30.3 DOUBLE HETEROJUNCTION GEAS-GEALAS BIPOLAR TRANSISTORS GROWN BY MOCVD FOR EMITTER COUPLED LOGIC CIRCUITS, C. Dubon, R. Azoulay, P. Desrousseaux, J. Dangla, A. M. Duchenois, H. Hounton-	
SESSION 29: Device Technology— Frocess Technology	•	dji and D. Ankri, Centre National D'Etudes des Telecom- munications: PAB Laboratoire de Bagneaux, Paris, FRANCE	689
Wednesday, December 7, 1:30 p.m. International Ballroom East		2:50 p.m. 30.4 GaAsP/InGaAs SUPERLATTICE LIGHT EMITTING DI-	•
Co-Chairmen: J. Manoliu R. R. Troutman		ODES, M. Timmons, T. Katsuyama, R. Sillmon and S. M. Bedair, North Carolina State University, Raleigh, NC 3:15 p.m.	692
l:30 p.m. INTRODUCTION l:35 p.m.		30.5 AN In <sub>0.2</sub> Ga <sub>0.2</sub> As/GaAs, MODULATION-DOPED, STRAINED-LAYER SUPERLATTICE FIELD-EFFECT TRANSISTOR, T. E. Zipperian, L. R. Dawson, G. C.	
29.1 COMPUTER SIMULATION IN VLSI PROCESS MODEL- ING (Invited Paper), B. R. Penumalli, Bell Labs, Murray Hill,		Osborn and I. J. Fritz, Sandia National Laboratories, Albuquergue, NM	696
2:00 p.m.	654	3:40 p.m. 30.6 ION-IMPLANTED STRAINED-LAYER SUPERLATTICE DEVICE, D. R. Myers, T. E. Zipperian, R. M. Biefeld and	
29.2 MODELING RAPID THERMAL ANNEALING PRO- CESSES FOR SHALLOW JUNCTION FORMATION IN SILICON, R. B. Fair, MCNC, Research, Triongle Park, NC; J. J. Wortman and J. Liu, NCSU, Raleigh, NC	658	J. J. Wiczer, Sandia National Laboratories, Albuquerque, NM	700
2:25 p.m. 29.3 RAPID-THERMAL ANNEALING OF A POLYSILICON- STACKED EMITTER STRUCTURE, N. Natsuzki, M. Ta-		SESSION 31: Detectors, Sensors and Displays— Infrared Detectors and Materials	
mura and T. Miyazaki, Hitachi Central Research Labs, Tokyo; Y. Yanagi, Hitachi Takasaki Works, JAPAN	. 662	Wednesday, December 7, 1:30 p.m. Lincoln Room	٠.
2:50 p.m. 29.4 SCHOTTKY BARRIER DIODES WITH SELF-ALIGNED		Co-Chairmen: P. H. Zimmermann P. R. Bratt	
FLOATING GUARD RINGS, C. T. Chuang, M. Arienzo, D. D. Tang and R. Isaac, IBM Watson Research Center, Yorktown Heights, NY	666	1:30 p.m. INTRODUCTION	

1	ECENT DEVELOPMENTS IN HECITA PHOTOVOL- TAIC DEVICES GROWN ON ALTERNATIVE SUB- TRATES USING HETEROEPITAXY (Invited Paper),	• • • • • • • • • • • • • • • • • • • •	3:15 p.m. 31.5 DIFFUSION LIMITED DARK CURRENT IN N-TYPE (HgCd)Te MIS DEVICES, L. Colombo and A. J. Syllaios, Texas Instruments Incorporated, Dallas, TX 7	718
	N. E. Tennant, Rockwell International Science Center, Thousand Oaks, CA	704	3:40 p.m. 31.6 A PISI SCHOTTKY-BARRIER INFRARED MOS AREA	
F	LECTRICAL CHARACTERIZATION OF LPE N-P tea.cda.te/CdTe HETEROJUNCTIONS, P. LoVecchio,		IMAGER WITH LARGE FILL FACTOR, M. Denda, M. Kimata, N. Yutani, N. Tsubouchi and S. Uematsu, Mitsubishi Electric Corporation, Itami, JAPAN	722
T P	R. Ragunath, M. N. Grimbergen, R. L. Rawe, J. D. Drake, P. H. Zimmermann and M. G. Reine, Honeywell Electro-Optics Division, Lexington, MA	707	4:05 p.m. 31.7 MONOLITHIC 128 × 128 InSb FPAs FOR STARING IN- FRARED IMAGING SYSTEMS, A. Bahraman and D. N.	
3	n. N-CHANNEL MISFETS ON LONG WAVELENGTH P-Hg1-C4_Te, R. A. Schiebel, Texas Instruments Incorporated, Dollas, TX	711	Pocock, Northrop Research and Technology Center, Palos Verdes Peninsula, CA 7	724
2:50 p.s		***	LATENEWS	73(
	JRIGIN OF NOISE CORRENTS IN IGN INTERACTED MW H <sub>R1-x</sub> Cd <sub>x</sub> Te ARRAYS, H. K. Chung and P. H. Zimmernann, Honeywell Electro-Optics Division, Lexington, MA	715		
		•		

NOTE: The following paper was not available at time of publication.

4:25 p.m.

19.6 HIGH SPEED GaAs CCD MULTIPLEXER FOR LINEAR PHOTODETECTOR ARRAY, R. Sahai, J. Higgins, E. Sovero, R. Pierson and E. Martin, Rockwell International, Thousand Oaks, CA

